Abstract-The Universal NDA Data Acquisition Platform (UNAP) will be the next generation data acquisition system for the International Atomic Energy Agency (IAEA) attended and unattended non-destructive assay measurement equipment. The system will also be the principal data acquisition module for the Japan Nuclear Fuel Limited (JNFL) MOX Fuel Fabrication Plant (J-MOX) safeguards project. The primary goal of the UNAP development is for the new module to become the IAEA standard and replace existing Non-Destructive Assay (NDA) modules such as the JSR-12, the MiniGrand, the Advanced Multiplicity Shift Register (AMSR), and the JSR-14. The inputs to the UNAP will be a superset of the existing inputs of all these previous modules with flexibility to anticipate future developments.
33MHz cPCI bus has a peak 132Mbyte/sec data transfer rate and provides the interface between the processor board and the UNAP Data Acquisition board (UDA). This separation of functionality has allowed for a parallel development of the two principle boards, reducing both development cost and schedule. The cPCI bus is implemented on a 2-slot rigid backplane with flex-PCB extensions for the external interconnects directly to the UNAP enclosure. To increase robustness, all I/O on the two cPCI boards is through the backplane on unused pins. The Dual Current Mode (DCM) femtoammeter capability is provided on an additional PCB housed within a fully shielded enclosure inside the UNAP chassis. This DCM module includes the two femtoammeter channels, a negative 300V programmable bias supply, and a digital interface to the UDA board through the flex-PCB backplane. Also enclosed within the UNAP chassis are a programmable 2000V power supply for biasing 3He detectors, a low voltage power supply, and a lithium-ion battery with associated charging circuitry to provide 25 hours of operation during unforeseen power outages.
The embedded PowerQUICC processor will operate on a realtime variant of Linux on the solid state drive. Also stored on the solid state drive will be the application code and the UNAP configuration table. All UNAP operating information such as thresholds, bias voltages, shift register gate widths, and trigger conditions will be stored in the configuration table. The operating system, application code, and configuration table can be updated or modified through authenticated input from a USB memory stick. In addition, the configuration table can be modified or updated through authenticated input from the Ethernet port.
The specification for the UNAP is complete and the design team from Los Alamos National Laboratory is developing the UDA board, DCM module, and cPCI backplane. A commercial vendor for the PowerQUICC cPCI processor board has been selected to produce a custom variation with all the communication ports rerouted through the cPCI backplane. A commercial vendor for the complete UNAP instrument has been selected and funded to produce eight operational prototypes by first quarter 2010. These operational prototypes will undergo mil-spec environmental screening and will be field tested at a nuclear facility for three months. Upon successful completion of the field testing, the commercial vendor will be authorized to deliver production units mid-2010. The IAEA is anticipating follow-on variations of the UNAP which will provide multichannel analyzer capability for gamma-ray detectors, and multichannel list mode processing of neutron detector signals.
In this paper the IAEA will provide more detailed information concerning the operational and performance characteristics of the UNAP instrument. We will share knowledge from the rapiddevelopment utilizing the commercial cPCI bus. We will provide a status of the instrument development from Los Alamos and from the processor and commercial UNAP vendors and updates to our target milestones. Finally, we will provide information on how the UNAP will be used with future safeguards systems in large numbers at nuclear facilities..
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I. INTRODUCTION
The IAEA Department of Safeguards, Division of Technical Support is developing a new series of instruments for safeguarding nuclear material.
The first of these instruments is called the Universal Nondestructive Assay Data Acquisition Platform (UNAP). The development goals for UNAP are to improve the robustness and reliability of instruments for safeguards, to decrease the number and complexity of instruments in IAEA cabinets for unattended monitoring systems, to develop instruments that allow for modular State of the Art (SOTA) upgrades, and to make notable improvements in the instrument measurement performance.
II. HARDWARE ARCHITECTURE
A. Overview
The UNAP hardware architecture is based on the Compact Peripheral Component Interconnect (cPCI) bus. The cPCI bus has a long history spanning the commercial, industrial, military and space avionics markets. An extensive number of vendors provide full cPCI board level products as well as supporting technology such as bus analyzers, bridge chip interfaces, and Intellectual Property (IP) allowing rapid development with deterministic performance. Due to the large commercial market, developed products benefit from the economy of scale given to the pervasive use of cPCI in the telecommunications and industrial instrumentation sector. The military and space avionics arena bring additional robust improvements to product lines including ruggedized connectors and assemblies, conduction cooling printed circuit board cores and frames, and radiation tolerant components. This diverse market acceptance of the cPCI standard has provided the IAEA with a technology standard that offers a wide array of cost-performance solutions and a path for utilizing SOTA components and reducing supply-chain problems. The instrumentation bus market continues to grow with new standards being developed and released extensively such as MicroTCA and cPCI Express. However, the combination of required performance, market acceptance and maturity, and the ease of robust design make cPCI the best solution for the IAEA.
The UNAP architecture will consist primarily of three modules on a 6U cPCI backplane; the processor board residing in the system slot, the UNAP Data Acquisition board (UDAB), and the power system. The enclosure will additionally contain the Dual Current Mode (DCM) module and two lithium-ion battery packs which will provide up to 25 hours of operation when external power is lost or unavailable.
B. UNAP Data Acquisition Board (UDAB)
The heart and personality of the UNAP is the UDAB. The UDAB is a 6U size card (233.35 mm wide, 160 mm deep, 20.32 mm card spacing) and resides in slot 2 of the backplane. The UDAB will communicate with the processor across the 32-bit, 33 MHz cPCI bus through register I/O for commands and configuration, and through Direct Memory Access (DMA) of local memory on the UDA board for data readout.
The UDAB brings together into one instrument the capabilities from many previous NDA instruments. Currently being designed at Los Alamos National Laboratory, the UDAB includes functionality from the AMSR, the MiniGrand, List Mode processing instruments, and various measurement capabilities found in commercial instrumentation.
1) Neutron Measurements
For neutron measurement, the UDA includes three multiplicity shift registers. Each multiplicity shift register can be clocked at 50 MHz giving the ability to make higher input count rate measurements with reduced shift register deadtime. Each multiplicity counter will contain 1024 Real + Accidentals scalars each 32-bits wide and 1024 Accidentals scalars aeach 32-bits wide. The maximum sustained count rate into each multiplicity shift register will be 10M pulses/second for 50 nansecond wide pulses. Each multiplicity shift register can alternatively be configured to clock at 4 MHz to allow for measurement compatibility with earlier shift registers.
Additionally, the UDAB will contain 8 totals scalars with each totals scalar being 40-bits wide. Each total scalar can be read independently and additionally each total scalar pulse input feeds an 8-channel derandomizer clocked at 50 MHz or alternative can be configured for 4 MHz. The 8-channel derandomizer output is used as an input to one of the three multiplicity shift registers. In addition, the derandomizer pulse output is provided as an output of the UNAP capable of driving 50 ohm coaxial cable. This built-in derandomizer feature allows for connecting to segmented neutron detectors such as multiple slabs, monitoring each slab output individually such as for analyzing direction of sample movement or monitoring slab state of health, then combining inputs in the derandomizer for reduced dead-time analysis by the shift register.
The UDAB will have a single List Mode processing channel. The list mode processor will accept input pulses at a maximum sustained rate of 100k pulses/sec. Each pulse will be time-tagged to 100 nanosecond resolution with a 40-bit word. The time tag data will be transferred through DMA to the processor Solid State Disk (SSD) for either local storage or for temporary storage allowing data to be streamed to the Data Acquisition System (DAS) on the the 1000BaseT Ethernet interface. This local storage will allow approximately 6 hours of List Mode data to be stored in the UNAP when not connected to a network. It is not presently planned to provide real time processing of the list mode data with the UNAP processor and all data must be post-processed. This capability is primarily targeted for analysis of neutron detector performance or for development of new neutron processing algorithms.
All of the neutron counting channels; the three multiplicity shift registers, the eight totals scalars, and the list mode processor can be configured independently for single ended coax or differential input.
2) Gamma Measurements
The UDAB will contain a Dual Current Mode (DCM) module for seamless connection to ionization chambers providing gross gamma measurement The circuitry for the DCM will be almost identical to the LANL designed DCM circuitry inside the MiniGrand. The MiniGrand DCM has proven to have an excellent track record for IAEA safeguards systems world-wide. Many sophisticated algorithms have been written for gain control, offset reduction, triggering, and analysis. The circuitry has a wide dynamic range with good low-end sensitivity on the order of 40 femtoamps. The UNAP will house the DCM circuitry inside a shielded module within the UNAP enclosure. The UDAP will control and readout data from the DCM module through discrete digital control lines and through a Serial Peripheral Interface Bus (SPI) implemented on the UDAB Field Programmable Gate Array (FPGA). Isolating the sensitive DCM from the cPCI circuitry and providing additional shielding should maintain the present sensitivity and dynamic range. The DCM module will also contain the low ripple power supply for providing 300V bias to the ionization chambers through a reduced ground loop connection.
3) Other Channels
In addition to the neutron channels and ionization chamber readout DCM module, the UDAB contains several additional channels that are useful in unattended and attended monitoring applications. The addition of these channels into the UNAP instrument will help reduce the requirement for additional instruments for a safeguard system application as well as reduce clutter within the sealed cabinet.
The UDAB will contain four Single Channel Analyzer (SCA) inputs. Each SCA will contain 10-bit programmable upper and lower thresholds, and the discriminator output will be counted with 40-bit scalars. These SCA's can be connected to NaI detectors for monitoring passageways or portals.
To give more flexibility for monitoring other industrial type sensors such as for pressure, temperature, or low light detection, the UDAB includes a standard analog to digital input with filtering and a 4-20mA current loop input. It contains four relay closure outputs which can be used for interlock type contact closures and can be driven by event messages from the Data Acquisition System. Finally it includes four ground isolated digital inputs which can be used for monitoring external interlocks such as microswitches on doors or junction boxes.
4) Data Collection Process
The UNAP will have a configuration table which is stored on the SSD and will configure all of the UNAP data collection behavior. Included in this configuration table are all the configurable gains and thresholds for all the instrument inputs. The UNAP will operate unattended based on a measurement cycle. This period of this measurement cycle is also stored in the configuration table and can span from 100 milliseconds to 10 6 seconds. The only channels which differ from the standard measurement cycle are the 8 totals scalars, which may be read out every 10 milliseconds.
At the end of the measurement interval, the UDAB will store and latch all the data values from the input channels including multiplicity registers, ADC values from the DCM channels, 8 channel scalars, and SCA's. The measurement channels will immediately begin acquiring data for the next measurement cycle, and the UDAB will interrupt the UDPB that data is available. The dead-time between intervals is minimal as all the registers are shadowed and large memories are ping-ponged. When the processor receives the interrupt and confirms through a status register read that the interrupt indicates the end of a measurement cycle, the processor initiates a DMA sequence and transfers all of the UDAB registers and memory data into the SSD. For attended operation, data acquisition occurs using the same method, however, the measurement interval does not automatically repeat. For attended operation, the UDPB flushes the shift registers and data registers after readout, and awaits another processor command to start a new measurement interval.
C. Processor Module
The IAEA has specified a ruggedized processor board for the UNAP that will be based on existing commercial products to reduce costs. The UCPB will be functionally compatible with existing commercial processor boards but will have minor changes to improve the robustness including the use of industrial or military grade components, elimination of sockets and clip-on batteries, and routing of all external I/O through the rear cPCI connectors rather than the front panel. It is required that cPCI boards contain the J1 connector and optionally the J2 connector if 64-bit transfers are utilized. The J3 through J5 connectors use are optional in the cPCI standard and will be populated on the UCPB. The IAEA has specified that all processor external I/O shall exit the board through the J3 through J5 connectors. The custom backplane will then provide routing of those interfaces to standardized connectors such as RJ45 (1000BaseT), DB9 (RS-232), and USB-A. The UNAP processor module will be a 6U size card (233.35 mm wide, 160 mm deep, 20.32 mm card spacing) residing in the system slot of the cPCI bus . The processor board contains one PCI Mezzanine Card (PMC) slot which will not be populated and is reserved for potential future use. The UCPB will utilize a PowerPC compatible processor. Modern PowerPC processor chipsets often include many of the peripherals built into the chip, reducing required board area, routing capacitance, and subsequently reduced power requirements. Table I shows the primary performance and functional requirements for the UCPB.
Through selecting a commercial UCPB based on the cPCI bus, the IAEA has been able to reduce UNAP development risk and schedule. This is one of the prime benefits of basing an instrument architecture on a commercial standard. The software development platform is immediately available to the software contractor while the UCPB is being designed. The UDA developer producing the data acquisition card can design to a standard bus. Prototype mezzanine or PMC modules can be quickly produced for deployment on commercial carrier boards to prototype high risk circuitry early in the design process. Multiple design teams can not work in parallel with the UCPB development, eliminating the often risky and schedule stretching serial development that occurs with full custom designs.
The three Ethernet ports are provided via a 1000BaseT Ethernet switch chip on the processor board. This four port switch includes the processor for one of the ports with the other three ports exiting the UNAP. This internal switch arrangement allows for daisy chaining two UNAPs together in a cabinet, or a UNAP and perhaps a camera to be connected together, with one of the other three ports connected upstream to the DAS. The DAS can then request data from one UNAP or camera without requiring involvement by the other UNAP processor. The switch handles all routing independent of the UNAP processor. The need for a separate external switch or hub is eliminated.
To reduce power consumption, the three USB ports connect to the UCPB processor through a single hub with the processor as the host controller. The three ports are all identical. The IAEA plans to use one port to hold the crypto token, one port will be used by inspectors to remove data from the SSD in case of a network failure or to load a new configuration table, and the last port is open for a Plug And Play (PnP) pass-thru device such as a bar code reader or digital scale. For PnP operation, the UNAP only packetizes or depacketizes data between the DAS and the PnP device and has no specific device knowledge.
D. Power Module
The third slot of the UNAP will hold a power module. The Power Module will not connect to any of the cPCI signal pins. The processor will control and monitor the power module voltages through the I2C bus on the cPCI backplane. The power module will be designed and produced by the UNAP commercial vendor. The primary functions of the power module are:
[1] Receive external power, between 14V and 28V DC from the external power supply.
[2] Monitor and record the input voltage and current.
[3] Provide DC 3.3V, 5V, and +/-12V onto the cPCI bus.
[4] Provide a separate +/-12V and +/-5V outputs with sense lines for external devices such as junction boxes. 
E. Backplane
The UNAP will contain a three-slot backplane for communication between the three modules and for transporting power and ground. The cPCI signaling on the backplane will only route between the UCPB and the UDAB. The UCPB will communicate with the power module through the I2C serial bus. The backplane will consist of one printed circuit board that is segmented into two parts. A rigid part will contain all the cPCI bus and connectors. The second part is flexible but securely bonded to the rigid portion through the printed circuit board process. The flexible portion of the backplane will provide the following functionality: In this way, the backplane provides for all the system connectivity, eliminating individual harnesses and wires, which in the past have proven to reduce system reliability and increase maintenance difficulty.
III. SOFTWARE
The UNAP will contain many levels of software provided by both the processor vendor and by the software contractor, Pelowitz LLC. All software excluding the loader will be stored on the UCPB SSD.
A. Loader
The processor will boot to the loader upon startup. The loader resides in EEPROM on the UCPB. Once installed, the loader can only be changed using the hardware JTAG debugger port on the board or through the backplane. The loader will check all the peripherals and confirm the hardware is operating correctly. Then the loader will copy the operating system and application code from the SSD to DDR2, and then run from the DDR2. The loader will also provide routines to install new code from the USB memory stick to the SSD. The loader is provided by the processor vendor.
B. Operating System
The UNAP will run an embedded LINUX operating system provided by the processor vendor. The operating system will include the Board Support Package which includes hardware specific modules to mate the Operating system to the actual hardware. The commercial vendor will supply the IAEA with all source code which must pass a vulnerability assessment.
C. Application Code
The application code is being developed by Pelowitz LLC from New Mexico. All of the application software will run as LINUX applications. Multiple applications will be running simultaneously. Taking full advantage of the multitasking support in LINUX, each running application will provide independent functionality. A main program will control which applications are running as well as the operational mode of each. Inter-Process Communications, IPC, will be used to provide timely communications between the main application and each of the function providing applications.
The following tasks are handled by the Application Code:
[1] Select the input circuits that will record input data. Based on the configuration information, which will be managed via the configuration file, various data inputs will be selected and or ignored. This may occur via configuration settings sent to the UDAB or may occur at the poll and retrieve data level referenced below.
[2] Poll and retrieve data from the input circuits. This involves setting up DMA parameter and specifying the target SSD location.
[3] Bundle the data. Bundling the data is the creation of files on the file system for all of the data (which may be on different acquisition cycle times). It is closely associated with the authentication of data which in turn is associated with the current mode of the instrument. The application will generate day files with the exception of the list-mode data which is accumulated into one file for each list-mode acquisition period.
[4] Authenticate and encrypt the data. Authentication and encryption are controlled based on the current operating mode of the instrument. The IAEA standard crypto dongle will be used to provide key management.
[5] Store the data locally. Maintaining a file system containing the data is not simply reading and writing files to the processor board's file system. It also includes keeping track of what data has been off-loaded to the DAS so that intelligent management of the file system storage is possible.
[6] Transmit the data to the DAS across the Ethernet network.
The operational modes which allow or disallow file transfers and encrypt the data as it is being transferred are controlled by the processor [7] [20] Maintain a system log. The system log contains state-ofhealth information, configuration change information, and potentially event information.
[21] Communicate via the serial port to INCC. This functionality is only operative while in the unsecure, single acquisition mode and is intended to support INCC specifically.
IV. SCHEDULE AND STATUS
The UNAP development is progressing forward rapidly. A multi-organizational team is being assembled; including a processor vendor, the UDAB designers at LANL, Pelowitz LLC, and the UNAP commercial vendor. Below details the status and future milestones the team is working to achieve: Present Status:
• The Specification is complete.
• Funding has been approved by the US Support Program for LANL to begin development of the UDAB, DCM module, and backplane electrical design.
• Funding has been approved for the software contractor, Pelowitz LLC.
Future Milestones:
• Commercial Processor Vendor to be selected June 2009.
• Commercial UNAP Vendor to be selected July 2009.
• LANL completes prototype designs January 2010.
• Commercial Vendor completes 8 prototypes May 2010.
• Completion of field testing in a nuclear facility, completion of laboratory characterization, and completion of environmental testing, August 2010.
• Commercial Vendor authorized for production, September 2010.
V. CONCLUSION
The UNAP is progressing forward into the design phase. The instrument is based on the cPCI bus to allow the multidisciplinary team to work in parallel around a commercial standard interface. The UNAP will be operational in both attended and unattended modes for collecting neutron multiplicity and bulk gamma data. The UNAP is being developed with a long lifetime and robustness as key priorities. We expect the UNAP to go into production during the 3 rd quarter 2010.
